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Results from the Commissioning of the ATLAS Pixel Detector with
Cosmic data.
E. Galyaev
Department of Physics, University of Texas at Dallas, Richardson, TX 75080, USA
The ATLAS pixel detector is the innermost detector of the ATLAS experiment at the Large Hadron Collider at
CERN. With approximately 80 million readout channels, the ATLAS silicon pixel detector is a high-acceptance,
high-resolution, low-noise tracking device. Providing the desired refinement in charged track pattern recognition
capability in order to meet the stringent track reconstruction requirements, the pixel detector largely defines
the ability of ATLAS to effectively resolve primary and secondary vertices and perform efficient flavor tagging
essential for discovery of new physics.
Being the last sub-system installed in ATLAS by July 2007, the pixel detector was successfully connected,
commissioned, and tested in situ while meeting an extremely tight schedule, and was ready to take data upon
the projected turn-on of the LHC. Since fall 2008, the pixel detector has been included in the combined ATLAS
detector operation, collecting cosmic muon data. Details from the pixel detector installation and commissioning,
as well as details on calibration procedures and the results obtained with collected cosmic data, are presented
along with a summary of the detector status.
1. Introduction
ATLAS (A Toroidal Large Acceptance Spectrome-
ter) is one of two multi-purpose particle detector ex-
periments designed to explore physics produced at
the energy frontier with colliding proton beams at
the LHC. Built around one of the crossing points for
LHC beams, ATLAS utilizes a highly granular, multi-
layered detector construction, based on nearly her-
metic 4pi geometry with respect to the collision re-
gion. The inner tracking volume, immersed in a 2 T
solenoidal magnetic field, begins just a few centime-
ters away from the proton beam axis, extends to a
radius of 1.1 meters, and is seven meters in length
along the beam pipe. Its basic function is to track
charged particles by detecting their interactions with
the detecting media at discrete points with high pre-
cision, revealing detailed information about the type
of particle and its momentum. The inner tracker is
comprised of three sub-detector layers, nested from
the interaction point to the periphery: a silicon pixel
detector, a semi-conductor tracker, and a transition
radiation tracker.
The operational conditions impose stringent re-
quirements on the overall pixel detector design. The
expected dose for the innermost layer is assumed to
reach 500 kGy within approximately five years of LHC
operation. Minimum amounts of materials are used
for all elements of the pixel detector in order to re-
duce multiple scattering and secondary interactions.
Being the innermost tracking sub-system, the pixel
detector provides excellent impact parameter resolu-
tion and low occupancy per readout channel. Its de-
sign defines the ability of ATLAS to identify and re-
construct secondary vertices from the decay of long-
lived particles containing heavy quarks, or for flavor-
tagging of jets with extremely high overall track mul-
tiplicity per event. In addition, the pixel detector
provides excellent spatial resolution for reconstruct-
ing primary vertices close to the proton-proton inter-
action region within the detector, with multiple inter-
actions being common at full LHC design luminosity
of L= 1034 cm−2s−1.
2. Overview of the Pixel Detector
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Figure 1: General view of the ATLAS pixel detector.
The ATLAS silicon pixel detector (Fig.1) contains
approximately 80 million readout channels in total.
The mechanical detector layout consists of three con-
centric cylindrical layers located respectively at radii
of 50.5 mm, 88.5 mm and 122.5 mm from the beam
axis, and two symmetrical end caps with three disks
in each, attached to both sides of the barrel region.
Such layout ensures the design requirement of having
at least three pixel hits in the pseudorapidity range
of |η| < 2.5. The 1744 identical pixel modules, each
measuring roughly as two centimeters by six centime-
ters, provide a total sensitive area of ∼ 1.7 m2. The
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modules are located on lightweight carbon support
structures, with integrated C3F8 active bi-phase evap-
orative cooling in place, in order to keep modules at
the desired operational temperature of about 0◦C to
minimize irradiation effects and noise. The identi-
cal mechanical supports in the barrel layers are called
staves. The three barrel layers are built respectively
with 22, 38, and 52 staves, each holding 13 pixel mod-
ules. The disks are made up of sector structures, with
each sector holding six modules. Each complete disk
is comprised of eight sectors. Fully assembled, the
pixel detector is sized 34.5 cm in diameter by 1.3 m
in longitude, weighting only 4.5 kg. A more detailed
description of the ATLAS pixel detector can be found
in [1],[2].
2.1. The Pixel Module
Figure 2: Schematic view of the construction and compo-
nents of a pixel module [2].
The basic building block of the active part of the
pixel detector is a pixel module (Fig.2) that is com-
posed of silicon sensors, front-end electronics, and flex-
hybrids with integrated control circuits [2]. All mod-
ules are functionally identical at the sensor and at the
integrated circuit levels, but differ somewhat in de-
sign of the connection points for barrel modules and
for disk modules. In order to achieve the nominal
design specifications on impact parameter resolution
of 15 µm in the r − φ direction, the nominal pixel
size is 50 microns in the φ direction and 400 microns
in z (barrel region, along the beam axis) or r (disk
region). There are 46,080 pixel electronics channels
in each module, being read out by 16 front-end (FE)
chips, arranged in 2 columns of 8 chips, which are at-
tached to the sensor pixels by either In or PbSn bump
bonds. Approximately 13% of the 47232 physical pix-
els on each sensor have slightly larger dimensions of
50 × 600 µm to allow for a contiguous sensitive area
between the FE chip boundaries in the longitudinal
pixel direction. In the transverse direction, 2× 4 pix-
els under each of the two adjacent chips cannot be
covered by active pixel circuitry. These special pixels
are interconnected, or ganged by the conductive traces
on the sensor, with one of 4+4 neighboring electronics
pixels on top of the columns, as is illustrated in Fig.3.
The resulting hit ambiguity is resolved by the off-line
pattern recognition algorithm [2].
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Figure 3: Schematic view of the inter-chip region in a mod-
ule [2]. Pixels in regions between the FE chips are being
linked in pairs with the ones covered by active readout
electronics, or ganged.
Sensors are the sensitive part of the pixel detector
used for charged particle detection, and their function
can be loosely compared to microscopic solid-state
ionization chambers. The ATLAS pixel sensors are
arrays of bipolar diodes placed on a high resistivity,
250 µm thick n-type bulk, with n+ implants on the
readout side, and a p− n junctions on the other side
of the sensor. The oxygen-enhanced silicon, so-called
Diffusion-Oxygenated Float Zone (DOFZ), is used, as
it has been proven to provide more tolerance to irra-
diation than the standard float-zone silicon [2]. The
sensors are operated in reverse bias, with full deple-
tion voltages ranging from 150 V to 600 V, depending
on the p − n junction conditions, determined by the
irradiation damage.
Each of the FE readout chips of the ATLAS pixel
detector contains 2880 individual readout cells. There
is an analog and a digital circuitry in every pixel cell.
The charge created in a pixel by a traversing charged
particle is collected and amplified by in-cell charge-
sensitive preamplifier in the analog part of a cell’s
electronics. To reduce the data volume transferred out
of the detector, only those hits that produce a charge
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above an individually adjustable predefined threshold,
are read out. The individual threshold level is set in
a discriminator at the output of each cell’s pream-
plifier. The hits above threshold are digitized before
they are collected in a memory buffer at the front-end
chip periphery, including the hit address, the signal’s
leading and trailing edge time-stamps, and the col-
lected charge measurement determined by the Time-
Over-Threshold (ToT)1, and stored there for up to
6.4 µs. Pixel cells are being read-out in columns, with
each double-column operated by a separate Controller
End-of-Column (CEU) unit. The readout buffers with
64-hit capacity are available within each CEU. If the
time-stamp of the hit matches with a Level-1 trig-
ger signal, the hit is flagged for readout and sent to
the Module Controller Chip (MCC), located on a flex-
hybrid printed circuit board, glued to the back of the
sensor. The MCC manages Timing, Trigger and Con-
trol (TTC) signals to the front end chips. The MCC
can replicate a trigger signal up to 15 times, which
allows for readout windows of up to 400 ns. The flex-
hybrid circuit of the pixel sensor also houses the de-
coupling capacitors and the Negative Thermal Coef-
ficient (NTC) sensor for temperature measurement.
The barrel modules possess an additional flexible layer
- a pigtail, with a connector for a low-mass cable.
This low-mass cable connects modules to the Patch
Panel Ø (PPØ), while the disk modules are connected
without using the pigtails [2].
2.2. Pixel Detector Readout
In the ATLAS pixel detector, optical communica-
tion links are used to pass on data and control sig-
nals between modules and off-detector readout elec-
tronics. The overall schematics of the optical read-
out communication links is presented in Fig.4. The
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Figure 4: Diagram of the communication links between
pixel modules and off-detector readout electronics [2].
optical links are custom made, and are implemented
using commercial-grade, expitaxial silicon-based PIN
diodes for the optical receivers as well as Vertical Cav-
ity Surface Emitting Laser (VCSEL) arrays bare die,
1ToT is measured in units of Bunch Crossings (BCs).
BC equals to 25 ns.
with custom-designed integrated readout control cir-
cuits. On-detector optical communication is realized
by means of the optical link boards (the opto−boards),
and via the Back of Crate (BOC) communication
cards on the off-detector end.
The transmission of the signals from the detector
modules to the opto-boards uses Low Voltage Differ-
ential Signaling (LVDS) electrical connections. These
serial connections link the MCC with the VCSEL
Driver Chips (VDCs) and the Digital Optical Receiver
Integrated Circuits (DORICs), instrumented on the
opto-board PCBs made with beryllium oxide. The
communication with each detector module uses indi-
vidual fibers: one for the downlink and one (or two for
the B-Layer boards) for the uplinks. About 80 m of
radiation-resilient clear optical fibers interconnect 132
BOC cards located in racks inside the ATLAS cavern,
and 272 opto-boards on the detector side. The num-
ber of connections per BOC depends on the readout
speed, which at the full LHC luminosity is designed
to be 160 Mbit/s for the B-Layer, 80 Mbit/s for the
Layer-1 and the disks, and 40 Mbit/s for the Layer-2
modules. Trigger, clock, commands and configuration
data travel on the downlink, while event data and con-
figuration read-back data travel on the uplink(s). On
the downlink, a Bi-Phase Mark (BPM) encoding is
used to send a 40 Mbit/s control stream on the same
channel as the 40 MHz bunch crossing clock. Decod-
ing of the BPM channel within the DORIC recovers
both the data stream and the clock signal. The use of
individual links for every module permits the adjust-
ment of the timing used to associate the hit to a bunch
crossing. The timing adjustment is accomplished by
changing the delay of the transmitted signal with re-
spect to the phase of the LHC machine reference clock
received in the BOC [2].
The differential data output of the module is con-
verted into single-ended current signals in the VDC,
driving each VCSEL array. Output power of the laser
arrays is controlled by the VIset voltage, which has the
same value for all channels on each opto-board. Data
are received by the Rx plug-in of the BOC on the
off-detector side, where the phase between the data
and the sampling clock are being adjusted for every
communications channel [3]. It was found that the
opto-boards require to be maintained at a certain op-
erating temperature for stable, error-free operation.
A special system of opto-heaters was designed and in-
tegrated on-detector for that purpose.
The pixel detector data are processed by 132 Read-
Out Drivers (RODs), each being a counterpart to
the BOCs in the readout crates. Each of the total
of nine readout crates additionally houses one Single
Board Computer (SBC) and one TTC Interface Mod-
ule (TIM) that interfaces a TTC crate. This crate, or-
ganized into three partitions (corresponding to the B-
Layer, the Layer 1 and the Layer 2 combined, and the
Disks) distributes the TTC signals from the Central
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Trigger Processor (CTP) and collects the BUSY signal
from the RODs, which, being transmitted to the CTP,
can stop global ATLAS data acquisition. The core
of each partition is a Local Trigger Processor (LTP),
which can also generate the TTC signals locally. This
capability is used in standalone data-taking runs. The
readout of the pixel detector can be operated in the
data-taking mode or in the calibration mode. In the
data-taking mode, the RODs receive Level-1 triggers
from the TTC crate and build local events from the
received raw pixel hits data. These events are sent
through the S-Link to the ReadOut System (ROS),
where, depending on the Level-2 trigger decision, they
will be either included into the ATLAS event or dis-
carded [2],[5].
In the calibration mode, trigger and control signals
are generated in the RODs, and module events are
sent through the VME bus to the SBC for further
processing. Since the amount of data generated in
calibration procedures is ample, Digital Signal Pro-
cessors (DSPs) are employed on the RODs [2]. The
typical DSP processing tasks are histogramming, av-
eraging and fitting the acquired module data, thus
decreasing considerably the time that the calibration
procedures require [3].
3. Commissioning and Calibration
The assembly of the pixel detector package was
completed in spring 2007, and the package was in-
serted into the center of the ATLAS inner detector
at the end of June 2007 [4]. The package included
the completed pixel detector along with its service
connections, mounted around the central section of
the ATLAS beryllium beam pipe. Shortly thereafter,
physical access to the pixel detector assembly became
extremely limited due to other commissioning tasks on
the inner detector. During the following six months,
all of the supplementary electrical services were routed
and installed. A series of tests were performed to en-
sure proper functionality of the opto-heater control
system. All the necessary electronic components for
opto-board temperature control have been assembled
and tuned using custom-built dummy loads. In winter
of 2007/08, the pixel opto-heater system was tested
in an environment closely replicating the combined
pixel operation conditions by means of using the test
setup located in the experimental area nearby the
ATLAS cavern. At the same time, in fall 2007, the
off-detector readout electronics were installed in the
counting rooms in the cavern.
3.1. Initial Connection of Services and
Cooling
Initial connection of the pixel detector package to
the cooling and electrical services, and to the off-
detector readout electronics began in February 2008,
after finalizing the connections of the other ATLAS
sub-detectors. Full connection, accompanied by a se-
ries of connectivity and performance checks, was ac-
complished by April 2008. A photograph of the Patch
Panel 1 (PP1) area (only 0.5m in diameter) after the
connections were made is shown in Fig.5. During the
Figure 5: A photograph of the PP1 area with the pixel
detector connected. Photo courtesy of ATLAS Pixel Col-
laboration.
sign-off period, the cooling loops were commissioned
by a variation of the heat load, using special module
configurations. Some loops showed instabilities when
the detector was switched off; however, after several
modifications of the cooling regulation, the cooling
system has been working more reliably. In the course
of spring 2008, the opto-board heater system has been
deployed, connected, and tested, along with the cool-
ing system.
A cooling plant failure happened on May 1, 2008,
which prevented the timely sign-off of the detector.
Three out of six compressors that generate pressure
to liquefy the cooling gas did not startup correctly af-
ter a sudden stop of the plant. The magnetic mechan-
ical couplers between the motor and the pump kept
slipping for several hours, causing subsequent over-
heating and failure. As cracks developed in the seals
of the magnetic couplers, contamination of the C3F8
coolant with pump oil occurred, however no substan-
tial contamination was found in the pixel detector’s
structures. To lower the risk of similar failures, af-
ter the incident the compressors were equipped with
auxiliary sensors and in-line coolant filters [6].
Commissioning of the cooling plant was completed
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by the end of August 2008, with all 88 cooling loops
being operable. Three cooling loops in the pixel de-
tector end caps were found to be leaky and, after re-
calibrating the respective modules, were switched off
until the winter 2008/09 shutdown. Further leak rate
measurements were made during the shutdown. The
problematic cooling loops have been repaired and were
put back in operation in May 2009.
3.2. Tuning of the Optical Connections
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Figure 6: a) Illustration of the parameter space used to
tune the opto-links. b) Scan of the parameter space of the
Rx plug-in in the course of the optical tuning. White areas
of the plot represent error-free regions, while the color scale
reflects the number of bit errors.
To ensure stable operation of the pixel detector, re-
liable and error-free optical communication has to be
established with all of the pixel modules. The opti-
cal communication tuning procedure has three parts:
confirmation of the downlink, verification of the up-
link, and tuning of the uplink [3]. Confirmation of the
downlink is accomplished by sending light from the
Tx plug-in to the off-detector BOC card through the
downlink fiber, and measuring the current of the PIN
diode on the opto-board. Verification of the uplink is
done by issuing a command to the modules to send a
20 MHz clock test pattern through the uplink fibers
to the BOC. At the BOC, the signal is received and
measured by the PIN diode in the Rx plug-in. Tuning
of the optical uplink includes adjusting threshold and
delay of the Rx plug-in, as well as varying the out-
put power of the VCSELs on the opto-boards. The
pixel modules are called to send out a 20 MHz clock
pattern to the BOC. The threshold and delay values
at the BOC are adjusted until the clock pattern is
correctly recognized (Fig.6).
The power of the emitting VCSEL is required to
stay within the limits set by the off-detector thresh-
old range, at the same time providing a stable signal.
Certain channels, especially those in which the VC-
SELs are exhibiting slow turn-on behavior2, require
a repeated pass of tuning. In this second pass, the
modules are required to send back a pseudo-random
test data pattern, which is received by the Rx plug-in
inside the BOC. New values for threshold and delay
are chosen within the error-free region for these prob-
lematic channels. The on-detector VCSEL power can
be readjusted as well to obtain optimal link configu-
ration. To confirm the success of the optical tuning
procedure and to verify the functionality of the digi-
tal part of the FE chip, a digital pulse is injected into
each readout channel after the discriminator via the
integrated in-cell charge generator. If such simulated
hit is correctly registered by the BOC, it concludes
the optical tuning procedure, as well as ensures the
correct digital response of the FE chip.
As it has been established in the course of tests
performed in 2006, amongst the critical parameters in
reliable operation of the optical readout links is the
temperature of the opto-board [7]. Thus, the addi-
tional environmental control system was introduced
to keep the favorable temperature conditions of the
opto-boards during detector operation in the actively
cooled pixel detector surroundings. The total of 48
miniature resistive heater strips, paired with the NTC
sensors, were attached to the opto-boards to keep their
temperature constant in the course of operation and
ensure the stability of the communication link param-
eters.
It is desirable to keep the temperature of the opto-
boards and adjacent components as low as possible in
order to reduce adverse irradiation effects. Therefore
as soon as the active cooling became available, optical
links were tuned at 10◦C. Since several channels have
exhibited a slow turn-on behavior, it was decided to
increase the operating temperature of all opto-boards
to 20◦C [5]. At the moment, about 97% of the optical
connections are being tuned using the above calibra-
tion procedure, while a few remaining links require
individual approach [3].
2VCSEL on the opto-board require 10 ∼ 250 µs to reach full
output power.
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σ = 37 e-
Figure 7: a) The distribution of the tuned thresholds for the majority of pixels in the detector. b) Distribution of the
threshold-to-noise ratio in most pixels.
3.3. Analogue Calibration and
Performance
The analogue performance of a pixel is measured
using an injection circuit, which injects a series of
pulses of known charge into the preamplifier via in-cell
integrated circuitry. By repeating the injection and
scanning the range of applied charge, one can mea-
sure the discriminator threshold and the noise level
of the channel. This so-called threshold scan, is also
employed for validation of the threshold tuning [3].
The current tuning algorithm injects a charge exactly
at the aimed threshold and then alters the settings of
the readout channel in the front-end chip until the oc-
cupancy of that pixel is 50%. While the most probable
charge deposition in a pixel from aMinimally Ionizing
Particle (MIP) is ∼ 20 Ke−, the thresholds are being
tuned pixel by pixel to the target value of 4 Ke−. The
resulting turn-on curve is convoluted with the noise in
the pixel, which is approximated by a Gaussian dis-
tribution, and then the resulting dependence is fitted
to an error function. The mean of the fitted curve
corresponds to the threshold value of 3, 95 Ke−, and
the curve width reflects the noise. With the present
threshold-tuning algorithm, it is possible to tune over
95% of the detector, having a threshold dispersion of
just 37 e− (Fig.7).
The threshold-to-noise ratio was measured to be
close to 24 for most of the pixels for the target thresh-
old of 4 Ke−, whereas for the few pixels in the inter-
chip region it was approximately 13, with twice as
much noise observed in them, resulting from having
higher input capacitance due to being interconnected,
or ganged [2],[6].
After having balanced the noise threshold setting
of the discriminator, another part of tuning proce-
dure adjusts the preamplifier gain in order to respond
uniformly to a certain input charge by regulating the
preamplifier feedback current. The preamplifier uses
a programmable current in the feedback loop so that
the ToT is a nearly linear function of the deposited
charge. For each hit above threshold, the time-stamp
of when the leading and falling edges of the signal
cross the threshold are registered, in units of bunch
crossings. The difference between the time-stamps of
the falling and the leading edges is defined as time
over threshold. The leading edge time stamp defines
the bunch crossing a hit is registered in. By injecting
the 20 Ke− MIP-like charge into the preamplifier, the
pixel response is tuned to correspond to ToT of 30
BCs [2],[3],[6].
3.4. Noise Occupancy Measurement
ATLAS Preliminary ATLAS Preliminary
Figure 8: Number of hits per event before (a) and after
(b) masking of noisy pixels [5].
Noise occupancy is measured by reading out the
pixel detector randomly, with no reconstructed tracks
observed. For this purpose, stand-alone data taking
runs with a trigger frequency of a few kHz are used.
After stable data taking is achieved and data sam-
ples recorded, noise occupancy per pixel is calculated
and the noisy pixels map, containing only the pix-
els, which had occupancy greater than 10−5, is cre-
Proceedings of the DPF-2009 Conference, Detroit, MI, July 27-31, 2009 7
96% enabled
3 Cooling loops,
36 Modules off
- New opto-tuning
- 3% modules 
recovered
~250k B-field on
~200k B-field off
a) b)
Figure 9: a) Fraction of modules included in cosmic runs in fall 2008. Numbers for different parts of the detector (and
containing different overall number of pixel modules) are normalized to 100% separately. b) The number of tracks with
at least one pixel hit as a function of time.
ated. Presently, the map contains less than 5000 of
these “hot” pixels, which are being masked. After the
masking, the noise occupancy dropped by a factor of
20, as shown in Fig.8, to about 0.5 hits per event per
beam crossing for the entire pixel detector [6]. This
corresponds to about 2 × 10−10 noise occupancy per
pixel per BC for the whole detector, or less than one
noise hit per event in 80 M channels. The reduction
of noise by applying the noise mask, and the stability
of the results over time confirms the fact that most of
the noise comes from the same pixels. The noise mask
is being updated on a regular basis, and after masking
only 0.006% of the pixels, the noise level is very low.
4. Cosmic Ray Data Taking
The pixel detector was included in combined data
taking with the rest of ATLAS for the first time on
September 14th, 2008 [4]. Upon the initial adjustment
of trigger timing, first cosmic muon tracks through the
pixel volume were recorded. When single beam was
first injected into the LHC on September 10th, 2008,
the pixel detector did not collect data, as it was oper-
ated with HV turned off and the preamplifiers disabled
to protect the FE chips from possible large charge
depositions due to unstable beam configuration con-
ditions. After the LHC incident of September 19th,
taking data with cosmic muons became the first pri-
ority and the only source for physics data suitable for
further detector calibration and alignment.
4.1. Collecting First Cosmic Data
The results presented in this paper are based on a
data sample collected during combined ATLAS cos-
mic running in fall of 2008. During this running pe-
riod, over 400,000 cosmic muon tracks passing through
the pixel detector have been recorded. Cosmic data
have been collected with the solenoidal magnetic field
switched on and off. The collected dataset was used
to finalize the commissioning of the pixel detector as
well as to improve the detector alignment. The num-
ber of tracks with at least one pixel hit as a function of
time, as well as the fraction of pixel modules included
in data taking, is shown in Fig.9.
Figure 10: The rate of tracks with at least one hit in the
pixel detector as the function of time over the course of
the cosmic data taking in fall 2008.
The Level-1 triggers for the pixel detector were pro-
vided by the Resistive Plate Chambers (RPCs) of the
ATLAS muon spectrometer. Once a trigger was be-
ing received from the CTP, a wide readout window
of 200 ns (or 8 BC) was used by the pixel modules
to ensure the readout of the entire detector, even if
some parts of it were not timed correctly. In order to
increase the dynamic range of the signal, the maxi-
mum front-end readout latency of 255 BC was used,
which required delaying of the trigger signals from the
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CTP. Before the leaky cooling loops were disabled,
about 96% of the detector modules were being oper-
ated in the data-taking mode. The commissioning of
the Level-2 trigger allowed for the track rate through
the pixel volume to reach 0.3 Hz [5]. Figure 10 shows
the rate of tracks with at least one pixel hit as a func-
tion of day for the running between September 14th
and October 26th, 2008. The rate was increased sub-
stantially in early October, mostly due to significant
improvements in the RPC trigger timing and the use
of the track triggers at the Level-2. In November, a
new L1 trigger of the TRT was developed, improving
the track rate further to about 0.5 Hz, which is con-
sistent with the anticipated rate of tracks crossing the
detector.
4.2. Preliminary Alignment
 Mean consistent 
with zero
 Much closer to the
MC expectation
Statistically 
limited
Figure 11: Comparison of the residuals in x precision di-
rection, comparing the aligned detector geometry to the
unaligned production geometry. While the result is statis-
tically limited, the aligned geometry approaches the ideal,
simulated alignment.
Alignment is a crucial task for ensuring the correct
interpretation of detector readout, which is important
for successful data collection. The general approach
to the alignment procedure on the most basic level
is concerned with the minimization of the residuals,
which are the differences between the real detector
geometry with respect to the ideal designed geome-
try. These differences are caused by slight production
imperfections and assembly tolerances, and have to be
properly accounted for.
One of the most characteristic plots pertaining to
pixel detector alignment (Fig.11) illustrates one of the
latest results of the alignment applied to the barrel of
the pixel detector, showing that the obtained aligned
geometry is getting very close to the simulated idealis-
tic prediction with respect to the uncorrected physical
detector, while the mean of the residual misalignment
is consistent with zero. The obtained spatial resolu-
tion result of 24 µm in the r−φ precision direction is
statistically limited by the present size of the cosmic
data sample.
Detailed studies of the pixel barrel geometry are
ongoing, in the course of which a significant bowing
effect with a sagitta parameter of up to ∼ 400 µm has
been found in a few staves, and has been correctly
accounted for in the detector offline profile [5].
Currently, there are several algorithms in place to
provide calculation and correction for the pixel detec-
tor mis-alignment. The particulars of various align-
ment procedures deserve much more scrupulous at-
tention, and are reviewed in more detail elsewhere [8].
4.3. Highlights of the Physics
Performance
Figure 12: Hit efficiency for 98% of all pixel modules in
barrel layers of the pixel detector using cosmic data col-
lected in fall 2008.
The cosmic ray data sample is being extensively
analyzed to produce additional calibration measure-
ments. In particular, the alignment improvements re-
flect on the overall physics performance of pixel detec-
tor. The efficiency of attaching hits on tracks in all ac-
tive modules in the pixel barrels is shown in Fig.12. It
is measured to be about 99.8% in all three layers using
the official alignment algorithm. The disabled mod-
ules are not being included in the denominator of the
efficiency calculation ratio. Another measurement es-
sential to performance validation is the measurement
of the Lorentz angle. The Lorentz effect produces a
systematic shift between the position of the signal in-
duced on the electrodes and the position of the track.
While this shift is practically absorbed by the align-
ment correction, the knowledge of the Lorentz angle
will help understanding the alignment corrections and
their time dependence. In addition, the Lorentz effect
is expected to change the angular dependence of the
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Figure 13: The width of the pixel cluster versus the track
incidence angle in azimuthal direction for pixel clusters on
tracks. The measurement results with both the solenoidal
magnetic field on and off are presented.
spatial resolution. Figure 13 presents the plot of the
pixel cluster width versus the incidence angle of the
track, corresponding to the two different values of the
solenoidal magnetic field. The minima of these distri-
butions occur at the Lorentz angle, which depicts the
deflection of the charge carriers in the magnetic field.
This angle is consistent with zero when the magnetic
field is off, and is about 214 mrad for the full magnetic
field strength of 2 T. This result is consistent with the
simulated expectation within 5% [9].
5. Summary
After an intensive commissioning effort and cosmic-
ray data taking period over the year 2008, (more than
96% of) the ATLAS Pixel detector is now tuned and
calibrated. The cosmic-ray data sample is being used
for further improvement in calibration, fine-tuning of
the most recent simulations, and ongoing studies of
the detector performance. After the successful up-
grade and additional commissioning work done on
the cooling system, the entire detector has been re-
calibrated. Starting June 19th, 2009, more cosmic-ray
data are being collected.
With a pixel hit efficiency over 99.7% in the enabled
modules, noise occupancy at the level of 10−10, and
reaching towards a spatial hit resolution on the order
of 20 µm in the r−φ precision direction in the barrel
layers, the ATLAS silicon pixel detector is perform-
ing well up to the expectations. The pixel detector is
ready to collect physics data produced by beam colli-
sions in the LHC, to be delivered by the end of 2009.
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